|
WORK EXPERIENCE
09/02 to
Present - "Telecom startup", Mt View, CA
SENIOR CAD Engineer. Designed very
dense, very complex, very high speed network cards to 35,000 pins and 44 lyrs for this telecom startup.
Blind vias, Via-in-pad, chip on board. Established processes and libraries
and managed outside resources, broad range of responsibilities.
11/01 to 05/02 - Design Solutions Inc, San Jose, CA
SENIOR DESIGNER. Designed very complex high speed network cards for leading edge companies using Cadence Allegro in a high pressure service bureau environment. 20+ layers, 40,000+ pins, fine pitch BGA's
3/00 to 10/01 - Dynarc, San Jose, CA
SENIOR DESIGNER. Designed complex circuit boards for high speed fiber-optic routers using Cadence Allegro V13.6 and Specctra Auto-router for a fast growing optical networking startup. Many dense, high pin count designs with complex routing considerations. Responsible for managing numerous outside design resources.
8/97 to 3/00 - CAD Alliance, Morgan Hill, CA
SENIOR DESIGNER. Designed complex circuit boards of various types using primarily Cadence Allegro V13.5 and Specctra Auto-routing software in a service bureau environment. Many dense High Speed layouts for top networking companies. Some training and scheduling responsibilities.
6/93 to 8/97 - Hytek Services, Santa Clara, CA
SENIOR DESIGNER. Designed a wide variety of multi-layer smd and thru-hole PWBs both on-site at Raychem in Menlo park using P-CAD V8.0 and as an in-house designer in a fast paced service bureau environment in Santa Clara using Cadence Allegro V11.5. ECL, differential pairs, matched lengths, high power, controlled impedance. Boards to 26 layers and over 50,000 component pins.
8/91 to 1/93 - Cubic Defense Systems, San Diego, CA
SENIOR DESIGNER. Designed Mil-spec analog and digital PWBs to16 layers, smd and thru-hole, and all documentation using P-CAD software Ver MD6.0. High speed and RF designs.
8/90 to 8/91 - M.I.N.T., Tucson, AZ
SENIOR DESIGNER. Designed dense multi-layer SMD PWBs as a contract employee using HP-EGS CAD software on an HP 9000 series terminal, including high speed "VME" bus designs.
6/87 to 9/90 - United Technologies - Hamilton Test Systems, Tucson, AZ
PWB DESIGNER. Designed a variety of PWBs and associated documentation using RACAL REDAC DSM6 software for UTC companies such as Otis Elevator, Carrier and Hamilton Standard.
Midian Electronics Inc., Tucson, AZ
PWB DESIGNER. Designed very dense smd PWBs for sub-miniature tone signaling devices, and all documentation using P-CAD software. Trained others on P-CAD.
EDUCATION:
9/85 Miller Institute, ITT: Phoenix, Arizona
Degree: Associate in Specialized Technology, Drafting/CAD-Honors
SKILLS AND QUALIFICATIONS:
· 16 yrs in circuit design and schematic capture on various CAD systems.
· Proficiency with Allegro on UNIX or NT including symbols and padstacks.
· Proficiency with Specctra/CCT autorouter and various gerber tools.
· Thorough knowledge of high-speed design rules, diff pairs, matched lengths
· High current design, extremes in component and routing density
· Thorough knowledge of DFM issues, impedance concerns and RF design
· Experience with planning, scheduling, progress reports and outsourcing
· Thorough knowledge of Mil specs, IPC, UL and numerous other standards.
· The ability to work under stressful conditions and still get along with anyone.
|
|
